Quantum error correction and fault-tolerance make it possible to perform quantum computations in the presence of imprecision and imperfections of realistic devices. An important question is to find the noise rate at which errors can be arbitrarily suppressed. By concatenating the 7-qubit Steane and 15-qubit Reed-Muller codes, the 105-qubit code enables a universal set of fault-tolerant gates despite not all of them being transversal. Importantly, the CNOT gate remains transversal in both codes, and as such has increased error protection relative to the other single qubit logical gates. We show that while the level-1 pseudo-threshold for the concatenated scheme is limited by the logical Hadamard, the error suppression of the logical CNOT gates allows for the asymptotic threshold to increase by orders of magnitude at higher levels. We establish a lower bound of 1.28 × 10 −3 for the asymptotic threshold of this code which is competitive with known concatenated models and does not rely on ancillary magic state preparation for universal computation.
I. INTRODUCTION
Quantum computers have the potential to greatly enhance the efficiency of certain computational problems. However, they rely on the storage and manipulation of many quantum systems in superposition, and it is this careful juxtaposition of storage and manipulation of the quantum states that renders their development to be so difficult. Namely, by making individual quantum systems easily accessible to control often leads to increased external noise. Suppressing noise in a scalable manner is thus a necessary requirement for any quantum computing architecture, promoting the need for quantum error correction and fault-tolerance.
Quantum error correcting codes come in many different forms, yet the key to any error correcting scheme is the establishment of a fault-tolerance threshold [1] [2] [3] [4] . Concatenated codes have played a key role in determining these threshold rates due to their ability to iteratively suppress errors by increasing levels of concatenation. Along these lines, Aliferis, Gottesman, and Preskill established a rigorous lower bound for the fault-tolerance threshold of concatenated codes by introducing a technique called malignant set counting [5] . Paetznick and Reichardt used this method to establish a circuit level noise threshold for the 23-qubit Golay code under physical depolarizing noise, obtaining a threshold error rate of 1.32 × 10 −3 . One of the most prominent methods for implementing a logical fault-tolerant gate is by implementing the gate transversally, that is by applying individual physical gates to each of the qubits composing the logical * c6chambe@uwaterloo.ca † trjochym@uwaterloo.ca qubit. However, as shown by Eastin and Knill, the set of transversal gates for a given code generates a finite group, and therefore cannot be universal for quantum computation [6] . In order to circumvent this fundamental restriction and potentially reduce the qubit overhead seen in magic state distillation [7] , many recent fault-tolerant proposals for universal logical quantum computation have focused on code conversion and gauge fixing [8] [9] [10] [11] [12] [13] . In this work, we study a parallel construction for universal fault-tolerant quantum computation through the concatenation of two error correcting codes [14] . The idea behind this scheme is to protect the gate that is not transversal for one code through its implementation using transversal gates in the other code.
The concatenation scheme provides a dual protection for the purposes of universal fault-tolerant quantum logic. In this work, we establish a lower bound on the faulttolerant threshold for the 105-qubit universal concatenated code under depolarizing noise. We show that the dual protection coming from the concatenation of two different error correcting codes provides more than just minimal fault-tolerant protection, it serves as a means for logical error suppression at the second level of concatenation (and above). We believe that this provides new insights in the development of quantum error correcting codes, and emphasizes an important principle: to logically protect the quantum gates that are most present in the fault-tolerant architecture.
II. CONCATENATED 105-QUBIT SCHEME
We begin by briefly reviewing the 105-qubit concatenated scheme for universal fault-tolerant logical gates [14] . The logical information is encoded through the concatenation of an outer and inner quantum code, that is each logical qubit of the outer code is in turn en- coded into the code of the inner code. In the 105-qubit code, the outer code is the 7-qubit Steane code, which has the properties of having transversal Clifford operations. The inner code is the 15-qubit Reed-Muller code, which contains CNOT and T = diag(1, e iπ/4 ) as its transversal gates. The gate set generated by Clifford + T is universal for quantum computation [15] . The overall code is a [[105, 1, 9] ] code encoding a single logical qubit in 105 qubits with distance 9. Since CNOT and the phase gate S = T 2 is transversal for both codes, both gates will remain transversal when the two codes are concatenated. Logical Hadamard H is obtained by applying a non-transversal logical Hadamard to each of the encoded 15-qubit codeblocks. Although not fault-tolerant on each 15-qubit codeblock with a single error potentially leading to a logical error, due to the protection of the 7 qubit code, a single error will never result in a global logical fault and will remain correctable. Figure 1 (a) summarizes the application of the logical H gate on a 15-qubit codeblock. Note that the circuit construction was optimized using only 14 CNOT gates with a circuit depth of 9 time steps. It might be possible to find a circuit using fewer gates and a better depth.
Logical T is constructed by choosing a sequence of logical CNOT and T gates to be implemented on the 7-qubit outer code (see Fig. S1 in the Supplementary Material). While this operation is not fault-tolerant on the outer code as errors can be spread between codeblocks, the underlying logical gates are transversal on each of the 15-qubit codeblocks. As such, any single error may result in multiple single errors spread across different codeblocks, and will remain correctable by the error correction of each of the 15-qubit codeblocks.
III. FAULT-TOLERANCE THRESHOLD THEOREM
The key property of fault-tolerant architectures is the presence of an asymptotic threshold. For concatenated coding schemes, the asymptotic threshold is the physical error rate p th such that for physical error rates p < p th the logical error rate can be made arbitrarily small for sufficiently large number of concatenation levels (and the overall time/space resource overhead scales as O(poly(log (A/ ))A), where A would be the required resources for a noiseless circuit).
All currently known fault-tolerant schemes for quantum logic require active error correction between logical gates. Error correction steps are interleaved between the implementation of various fault-tolerant gates. In this study, fault-tolerant syndrome measurement and error correction is implemented using Steane's method [16] . At a given concatenation level, each component of the logical circuit (gates and error detection/measurement) will be themselves composed of many operations from the previous level of concatenation. These components include state preparation and measurement, logical gates and memory locations. We consider a depolarizing model for each physical location (level-0) in the circuit. Depolarizing noise is modelled in a similar manner to that of Paetznick and Reichardt in their study of the 23-qubit Golay code [17] . Each single qubit gate (including resting qubits) undergoes Pauli noise with probability p/4 for each Pauli operation, and each two qubit gate undergoes two-qubit Pauli noise with probability p/16 for each non-trivial two-qubit Pauli. Under this noise, state preparation in the stabilizer Z (X) basis is flipped from |0 (|+ ) to |1 (|− ) with probability p/4. Similarly, measurement in the stabilizer Z (X) basis is flipped with probability p/4.
As first proposed by Aliferis et al. [5] we analyze logical gates by considering the whole as an extended rectangle (exRec), that is the logical gate itself along with its leading (LEC) and trailing (TEC) error correction circuits (see Figure 1(b) ). In order to characterize the rate at which logical errors occur, we define malignant error events. Let |ψ 1 be a single or two-qubit logical state obtained by applying ideal decoders immediately after the LEC circuit and |ψ 2 the state obtained by applying ideal decoders immediately after the TEC. We define the event mal E as |ψ 2 = EU |ψ 1 where E is a single or two-qubit logical Pauli error and U is the desired gate. We denote the malignant logical error E present at the output of the circuit by mal E . In what follows we will be interested in obtaining estimates of the probability that the event mal E occurs for the CNOT, Hadamard and T gate.
We use Monte-Carlo sampling in order to determine the probability of each malignant event given an underlying physical depolarizing model. Given N simulations of the logical gate G at a physical error rate p, we track the number of malignant faults a E ( ) of each error type E, and estimate the probability of a given logical fault as Pr[mal E |G, p] = a E /N . The estimate of Pr[mal E |G, p] improves as the number of iterations N increases by reducing the standard deviation. Using a least-squares fitting to determine the error probability as a function of input depolarizing error rate, we can determine the pseudo-threshold for each of the logical operations for our error-correcting code. For a level-1 exRec encoding the logical gate G, we define the pseudothreshold as the crossing point p = p
for all possible logical Pauli errors E i for a given logical gate G. Intuitively, the pseudo-threshold corresponds to the error rate below which the logical error rate at level-1 is guaranteed to be lower than the physical error rate. In all previously studied error correction codes, the pseudo-threshold was conjectured to be an upper bound on the asymptotic threshold [17, 18] . In this work we show that this intuitive bound does not necessarily have to hold and that the asymptotic threshold can be much larger than the pseudo-threshold. To our knowledge this is the first exhibition of this type of logical error behaviour and is fundamentally related to the structure of the underlying 105-qubit error correcting code. At each location of the level-one exRec, errors are introduced following the depolarizing noise model with noise strength p. Since the logical gates in question are fault-tolerant, a logical fault can only occur if a sequence of failures occur at the physical level. Namely, we can upper bound the failure probability for each logical fault E as follows:
where the coefficients c(k) are positive integers that parametrize the number of possible weight-k errors that can lead to a logical fault, L G is the total number of circuit locations in the logical gate G, and d * characterizes the minimal distance of a given logical gate (that is d * /2 is the minimum weight error that must occur to produce a logical fault). For example in the 105-qubit code, the logical CNOT gate has d * = 9, while the Hadamard and T logical gates have d * = 3 since they sacrifice some of the distance of the code due to the fact that they are not globally transversal. As was shown in [17] , the polynomial Γ (1) (p) is monotone non-decreasing making its construction straightforward with the role of upper bounding the logical error probabilities of all the logical operations G at level-1.
We can then generalize this notion to the level l concatenation level, where each of the physical locations are replaced by logical exRec locations of the (l − 1) level. Taking the worst case error rate for the (l − 1) logical components, the error rate of logical gates at the l-th concatenation level can be bounded as follows:
where the polynomials given by the coefficients c(k) remain the same as the logical gate is composed of the same operations, just replacing physical locations with logical exRecs from the previous concatenation level. Finally, we generalize a claim of Ref. [17] required to show the suppression of errors for level-2 and higher concatenation levels when below the fault-tolerance threshold p th . Importantly, there exists a p th such that the upper bound on the level-2 logical error probability will be lower than that of level-1, that is Γ
G , and the following will hold for all concatenation levels m ≥ 2:
that is the error rate is exponentially suppressed below the crossing point of Γ
G and Γ
G , thus providing a lower bound for the asymptotic threshold for the logical gate G. The proof in full generality is presented in Supplementary Material B.
IV. CONCATENATED 105-QUBIT THRESHOLDS
At the level-1 encoding, the logical gate exhibiting the lowest pseudo-threshold is the Hadamard gate H. Due to the complexity of the individual logical Hadamard gates arising on each of the 15-qubit codeblocks, many errors propagating from the different individual gate locations could lead to logical faults on that codeblock. The predominant error occurs when two codeblocks contain a logical fault. The logical error that occurs with the highest probability Pr[mal E |H, p] is a logical X. This can be understood from the sensitivity of the circuit encoding the Hadamard gate to input Z errors from the LEC which have a high probability of leading to a logical error. If any of the input Z errors land on the target qubit of the CNOT gates in the Hadamard encoding circuit, they will propagate to the physical Hadamard gate on the fourth qubit (see Figure 1(a) ) resulting in a logical X error.
Unlike the logical Hadamard, the leading level-1 logical error for both CNOT and T arise from logical Z errors rather than X errors. This stems from the asymmetry in stabilizer generators of the 15-qubit code resulting in an increased protection against X errors. Due to the transversality of the logical CNOT gate in both codes and since there are fewer ways for errors to propagate in the implementation of the logical T , these gates have a better pseudo-threshold relative to logical H. In order to lower bound the level-1 pseudo-threshold, the probability of all logical error types are summed for each of the logical gates and bounded as in Eq. 1. The resulting polynomials are compared to the input physical error rate and their crossing point determines the pseudothreshold (see Fig. S5 in the Supplementary Material).
The resulting values are presented in Table I .
It is important to observe that the CNOT pseudothreshold is nearly two orders of magnitude larger than the Hadamard pseudo-threshold. Furthermore, all other operations in our circuits (resting qubits, measurement in the X and Z basis and state preparations) are upper bounded by level one polynomials that have larger pseudo-thresholds than CNOT. The dominant set of errors leading to logical faults in the level-1 Hadamard gate is a result of input errors from the LEC as well as failures in the CNOT gates within the 15-qubit Hadamard codeblocks. These components are composed of only memory, CNOT, X and Z basis state preparation and measurement locations. Since the level-1 logical error probability of these gates will be much smaller in the level-2 Hadamard exRec, detrimental faults will be much less likely to occur. Hence, there will be error rates p above the pseudo-threshold p 1,H such that the level-2 error polynomials characterizing the logical error rate will be below the level-1 bounding polynomial,
where p 2,H > p 1,H . The error rate p 2,H is the threshold rate below which all level-2 logical gates have a lower error rate compared to the level-1 logical error rate. As shown in Ref. [17] and argued in the previous section, the value p 2,H serves as a lower bound for the asymptotic threshold p th . In previous studies of asymptotic thresholds for the Golay and 7-qubit CSS codes, the CNOT exRec provided a lower bound on the threshold value since it contained the largest amount of locations relative to all the other gates in the universal gate set [5, 17, 19] . Since the CNOT exRec is itself composed entirely of gates that are transversal, as the error rate approaches the pseudothreshold value, certain malignant events (for example, the probability of getting a logical ZI error at the output of the CNOT circuit, as can be seen in Fig. S3(d) ) become more likely to occur than the level-zero probabilities determined from the depolarizing noise model. Recall that the pseudo-threshold was conjectured to be an upper bound on the asymptotic threshold value. However, it is the CNOT locations that are the leading contributors to logical errors. Consequently, the pseudo-threshold of the CNOT gate, as opposed to the H and T gates, will be the limiting factor to the asymptotic threshold. As argued above, this will give rise to reduced logical error rates of the H and T gates at the second level of concatenation, and using Eq. 3, a lower bound for the asymptotic threshold p th can be determined. The plots in Fig. 3 illustrate the level-1 and level-2 polynomials upper bounding the logical error rates at the first and second level for the Hadamard and CNOT gate circuits (see Fig. S5 for the corresponding T gate plots). As expected, the CNOT exRec contains a lower asymptotic thresh-old value given by (1.95 ± 0.01) × 10 −3 . The Hadamard exRec limits the threshold value of the 105-qubit code to be (1.28 ± 0.02) × 10 −3 . Interestingly, the level-two polynomials satisfy Eq. 3 for error rates nearly 30 times larger than their corresponding level-one polynomials. This is a distinctive feature of the 105-qubit concatenated scheme and clearly demonstrates the impact of having an exRec primarily composed of gates which are transversal in both codes with much larger pseudo-threshold rates. The asymptotic threshold derived for the 105-qubit code compares favourably to the [[23, 1, 7] ] Golay code studied under the same depolarizing error model and metric for gate failures under malignant set counting [17] . This scheme does not require magic state distillation in order to achieve fault-tolerance and may lead to reduced overhead [20] . Determining the resource overhead remains an interesting open problem.
V. CONCLUSION
In this work, we established the first rigorous lower bound on the asymptotic threshold for the concatenated 105-qubit code. We show that the pseudo-threshold value of (4.47 ± 0.29) × 10 −5 arising from the H gate is significantly improved at higher levels of concatenation yielding a lower bound on the asymptotic threshold value of (1.28 ± 0.02) × 10 −3 . The increase in asymptotic threshold is primarily due to the relatively high threshold of the logical CNOT gate. We believe that this non-traditional behaviour of logical error probabilities at higher concatenation levels is an interesting property of the studied scheme and points to an interesting direction for future error correction research. Due to the high concentration of CNOT gates for the purposes of error detection, we believe that tailoring codes to correct for logical errors in encoded CNOT gates at the expense of perhaps noisy single qubit gates would allow for higher asymptotic thresholds for concatenated codes. In this section we provide a more detailed threshold analysis for the CNOT, H and T gates. Furthermore, we provide details on the contributions from different error types.
FIG. S1: Logical T gate circuit for the 105-qubit concatenated code. The T gate is applied transversally on the 15-qubit codeblocks. A single error at any location in the above circuit can result in a single error on multiple codeblocks which will be corrected at the 15-qubit level. Consequently, the logical T gate circuit is fault-tolerant at the 105-qubit level.
Fig . S1 illustrates the T gate circuit construction for the 105-qubit concatenated code. Notice that compared to the Hadamard circuit constrcution ( Fig. 1(a) ), there are much fewer locations where errors can propagate leading to a logical fault on multiple codeblocks. Since the 105-qubit code is more efficient at correcting X errors, and X errors propagating through a physical T gate location transforms as T XT † = X(I + iZ)/ √ 2 (leading to a Z error contribution), we expect the probability of obtaining a logical Z error at the output of the T gate circuit to be much higher than the probability of obtaining a logical X error. In fact, our simulations showed that the level-one logical X error probability could be upper bounded by 10 −7 for all considered error rates. Given the large number of locations in our encoding circuits, it is computationally intractable to compute exact upper bounds on the probability of failure for the different subcomponents of an exRec as was done in Ref. [17] . Instead we use a Monte-Carlo sampling technique to estimate the probability of failure of a particular exRec. At the first level of concatenation, we insert X, Y or Z Pauli errors at each physical locations of the exRec with a probability governed by the depolarizing noise model. Once all the error locations are fixed, we propagate the errors through the exRec and verify the output for a logical error. This procedure consists of one simulation. Recall that for N simulations of a logical gate G at a physical error rate p, the probability of a given logical fault for an error of type E is estimated by
where a E is the number of malignant faults for an error of type E. In choosing N = 10 7 simulations, we obtained statistical error deviations ranging between 10 −7 to 10 −5 which we felt were adequate for our estimates in the threshold values (see the uncertainty relations obtained in Table I ).
An example of shared EC's between two consecutive level-one exRecs
Error type analysis
In computing the probability of obtaining a logical error E at the second level of concatenation for an error rate p and gate G (Pr[mal (2) E |G, p]), each level-one exRecs in the level-two circuit was treated as a physical independent location with a redefined noise model given by the polynomials Γ (1) G,E (p). For example, a level-one CNOT gate in a level-two simulation would be treated as a physical CNOT gate. A two-qubit Pauli error would be inserted with a probability upper bounded by the polynomials obtained in Eq. 2 with l = 2 instead of the probability arising from the depolarizing noise model. To be consistent with Eq. 4, the notation is chosen such that Γ (l) G is the upper bounding polynomial at level-l for all error types E whereas Γ (l) G,E is the upper bounding polynomial for the particular error type E.
As can be seen in Fig. S2 , a level-two simulation will typically contain many level-one exRecs with overlapping ECs and so it is not entirely correct to treat them independently. If two level-one exRecs share ECs, then the rectangle that precedes the other one is replaced with a faulty gate only if it is still incorrect after the shared ECs have been removed. As was shown in Ref. [17] , we must calculate S1 for both complete and incomplete exRecs where one or more TECs have been removed and take the polynomial that bounds all cases. See Fig. S3(c) for an example. We would also like to point out that for single qubit gates, exRec's without a TEC always had a lower probability of obtaining a logical fault (for any error type) compared to the case where the TEC was kept. This can be understood from the fact that the TEC adds more locations and hence more ways for errors to be introduced at the output of the circuit.
The polynomials in Fig. S3(d) upper bound the probability of obtaining a logical error at the first level of concatenation of the CNOT exRec. Each curve corresponds to a different error type (error types that are not displayed occur with a probability less than 10 −7 for all sampled physical error rates). Note that the upper bounds on logical Z malignant events are significantly higher than their X counterpart. As mentioned in the main text, this is primarily due to the fact that the 15-qubit Reed-Muller code offers better protection against X errors. The polynomials of Fig. S4(a) upper bound the probability of obtaining a logical X, Z or Y error for the levelone Hadamard exRec. As was explained in section II of the main text, the circuit encoding the logical H on the 15-qubit codeblocks is very sensitive to input Z errors. Any Z error propagating throught the target qubit of the CNOT gates (prior to the application of the physical H on qubit 4, see Fig. 1(a) ) will result in a logical X error on the 15-qubit codeblock. The latter is the main reason for a larger upper bound on the event mal X compared to the event mal Z even though the 15-qubit Reed-Muller code provides better protection against X errors.
Threshold analysis
The pseudo-threshold values for a gate G given in Table I were obtained from the crossing point between due to the sensitivity of the encoding circuit on the 15-qubit codeblocks to input Z errors.
Following Eq. 4, a lower bound for the asymptotic threshold value for a particular gate G is given by the the intersection between the polynomials upper bounding the probability of obtaining a logical error E at the first and second level of concatenation (Γ (1) G,E and Γ (2) G,E ). Note that the error type E in the asymptotic threshold calculation is chosen such that the intersection between Γ (1)
G,E and Γ (2) G,E occurs at the smallest physical error rate.
For the CNOT gate (Fig. S5(b) ) this is given by E = ZI, for the Hadamard gate (Fig. S5(d) ) it is E = X and for the T gate (Fig. S5(f) ) it is E = Z.
An interesting feature can be observed from the plots on the right column of Fig. S5 . Notice that the polynomial upper bounding the event mal ZI at the third level of concatenation for the logical CNOT gate Γ
CN OT,ZI (p) at the asymptotic threshold value (1.95 ± 0.01) × 10 −3 . The reason is that for higher error rates than the asymptotic threshold value, the level-two CNOT exRecs (in the level three simulation) are more likley to fail than the level-one CNOT exRecs (in the level two simulation). Consequently, there is a higher probability of obtaining a logical fault at the output of the CNOT exRec. However, for the logical H and T gate exRecs, Γ
G,E (p) at an error rate which is larger than the asymptotic threshold value for these particular gates ((1.28 ± 0.02) × 10 −3 for H and (1.58 ± 0.01) × 10 −3 for T ). Consider the logical Hadamard gate (the following argument applies equally well to the T gate). For error rates p that are between the H and CNOT asymptotic threshold values, (1.28 ± 0.02) × 10 −3 ≤ p ≤ (1.95 ± 0.01) × 10 −3 , the level-two Hadamard exRecs in the level-three simulation will be more likely to fail than at the previous level of concatenation. However, this will be compensated by all of the level-two CNOT exRecs in the level-three simulation which will be less likely to fail than at the previous level (since p is below the CNOT asymptotic threshold value). Above the error rate where Γ H,X (p) (p = 1.44 × 10 −3 ), the level-two Hadamard exRecs will be noisy enough such that the probability of obtaining a logical X error will be larger than at the previous level. Therefore, by considering the crossing points of the logical error rates for higher concatenation levels, a better lower-bound for the asymptotic threshold can be established. However, in order to fairly compare the performance of the concatenated scheme with the Golay code [17] , we emphasized the lower bound obtained from the crossing point of the first and second concatenation levels.
It should be noted that the shift in the crossing point for different concatenation levels in the logical H and T gate (Figs. S5(d) and S5(f)) may at first glance violate the assumption that the polynomial coefficients c(k) are the same at all levels. However, one of the assumptions of the polynomials were that the logical error rate of all locations at the previous level have the same error rate, and thus contribute equally in a potential error chain.
The fact that CNOT is in fact less noisy than other gates in the regime between the H (and T ) pseudo-threshold and asymptotic CNOT threshold means that certain error chains are further suppressed and as such the logical error rate is lower than the worst case bound set by the polynomials. The CNOT crossing points (Fig. S5(b) ) are uniform across all levels, indicating that the true logical error rate is very close to the worst-case bound. The plots on the left column illustrate the probability of logical error as function of physical error rate for logical (a) CNOT, (c) Hadamard and (e) T gate. The crossing point of the fitted curve allows for the determination of the level-1 pseudo-threshold for each of the logical gates. The CNOT pseudo-threshold is the largest among all three gates due to the double protection of the 7-qubit and 15-qubit code. The plots on the right column illustrate the polynomials upper bounding the probability of obtaining a logical error E for the first, second and third level of concatenation. The crossing point between the level-one and level-two polynomials determine the asymptotic threshold for the gate under consideration. For the logical CNOT gate (b), it is the event mal ZI which limits the threshold value. For the logical gate H (d), mal X limits the threshold value. Lastly, for the logical T gate (f), mal Z limits the threshold value.
